Forum Discussion

New Contributor

6 years ago

DDR4 HILO in S10MX failed initialization

I am using the qts_hilo_ddr4_x72_1066MHz sample project to test the DDR4 HILO in the Stratix 10 MX development kit. I didn't change anything, except upgrading the project from Quartus 18.1 to Quartus...

ddr4_hilo_19_4_0_64.qar4.8 MB

NurAida_A_Intel

Frequent Contributor

6 years ago

Also please allow me sometime to look into the design and see if I can duplicate the issue from my side. I'll keep ypu updated.

Forum Discussion

DDR4 HILO in S10MX failed initialization

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA