Forum Discussion
Altera_Forum
Honored Contributor
8 years agoI reviewed the Dev Kit schematic and found that the board has a separate JTAG header for MAX V programming. The hardware connections suggest that an external USB Blaster can be routed to CV JTAG by a software option, but it may be unsupported in actual MAX V FPGA.