Altera_ForumHonored Contributor14 years agoC4GX kit dev + TSE without external memory Hi all, I got a new mistake. I start with the board update portal design from altera. I don't understand why in this design there is a big onchip memory and SSRAM. Can someone explain...Show More
Altera_ForumHonored Contributor14 years agoWell I'd say that answer from Altera support isn't the best way to promote QSys :)
Recent DiscussionsExample design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].AXC3000 Agilex 3 boardVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kit