Most RecentDDR2 SDRAM controller & Avalon BurstSerial Lite II IP licenseTiming Model for Stratix IV DDR3 Controller UniPhy IP - HyperlynxAltera AN 332: Link Port Reference Design - IntelTSE MAC and PHY loopback test for MII mode using MAX10 FPGAJESD204C IP with shared PHYArria 10 GX Native PHY IP - Multiple protocols with Lane bonding requirements in a single TxR BankLegacy IIR Filter IP file(s)Fitler implementationIP Filter
