Most RecentPairing GTH Transceivers with QSFP range extenderCalibration failing for DDR2 Memory Controller on Cyclone VAltsyncram mixed port width issueI'm doing a Modelsim simulation with the Arria 10 EMIF DDR4. Using the IP generated testbench. The abstract PHY option is relative fast, using the DDR4 memory model is painfully slow.How do I create a Arria 10 SerialLite II IP in Quartus 17?I want to simulate cascaded PLLs but questa sim reports Module 'arriav_ffpll_reconfig' is not defined. I cannot find the (library) file that contains this component. Where can I find it?Avalon ST to AXI4 interfaceHow works the ODT signal on LRDIMM DDR4?Using Parallel Flash Loader IP without JTAGStratix 10 Quartus Pro 18.0 25G Ethernet MAC IP not establishing link to NIC. rx_pcs_ready is "1". Is there a Link Inspector that works with the 25G MAC Ip?
