Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device
  4. All Topics
  • OSpie's avatar

    Intel Waddel Creek FPGA board identification and information

    OSpie
    7 years ago
    1.2KViews
    0likes
    1Comment
  • NDiFi's avatar

    Missing .SOF but can generate .POF file on compile

    NDiFi
    7 years ago
    1.4KViews
    0likes
    1Comment
  • GBusl's avatar

    How to program a EPCQA flash device with MAX10?

    GBusl
    7 years ago
    2.5KViews
    0likes
    2Comments
  • GBusl's avatar

    The parallel flash loader cannot see the flash device

    GBusl
    7 years ago
    1.7KViews
    0likes
    2Comments
  • Ahapid's avatar

    I am currently using Quartus II 14.1 and am new to FPGAs. Defined pins dont show in the Pin Planner, there are no nodes there althought the previous vhd file had been saved and pins defined. Why is that? Thanks for you help.

    Ahapid
    7 years ago
    904Views
    0likes
    2Comments
  • MHahn4's avatar

    Cyclone 10 Transceivers: Definition of SR / LR

    MHahn4
    7 years ago
    981Views
    0likes
    1Comment
  • KMico's avatar

    Issue with Micron MT25QL128 booting up at cold

    KMico
    7 years ago
    2.2KViews
    0likes
    5Comments
  • ytong7's avatar

    Download page redirect in FPGA Wiki

    ytong7
    7 years ago
    1.3KViews
    0likes
    2Comments
  • Seadog's avatar

    Timing closure on Arria 10

    Seadog
    7 years ago
    2.7KViews
    0likes
    15Comments
  • Seadog's avatar

    Fitter error due to 'get_combs' command in .sdc file

    Seadog
    7 years ago
    2.5KViews
    0likes
    14Comments
Go to first page
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo