wise
New ContributorJoined 4 years ago
User Profile
New Contributor
User Widgets
Contributions
electrical engineering
design and implement a counter. The counter must be programmed to a pushbutton to count every time that specific pushbutton is pushed. Specifically, if the pushbutton is held, the counter must not increase. It must only increase by one when the pushbutton is released and pushed in again. There must be three separate counters implemented. Three different dipswitches must select the specific counter and the FPGA must remember each count. A separate switch must be used to reset the counter. Only one reset switch may be used for all three counters.1KViews0likes2Commentselectrical engineering
design and implement a timer using VHDL logic. This must be analogous to the timer practical done in practical 3 i.e. a second and millisecond timer. There must be three pushbuttons programmed as well to perform the functions of start, stop and reset. The output must be shown on the built-in seven-segment display on the FPGA board.1.1KViews0likes2Comments