Why does TimeQuest not analyze the tx_enable and tx_inclock or rx_enable and rx_inclock timing paths when using the ALTLVDS megafunction in external PLL mode?

Description

TimeQuest does not analyze the tx_enable and tx_inclock or the rx_enable and rx_inclock timing paths when using the ALTLVDS megafunction in external PLL mode. These paths use dedicated routing, so as long as the phase shifts are set correctly on the PLL output clocks used by the ALTLVDS megafunction, Altera will guarantee the timing between these paths.

How do I calculate the frequency, phase shift and duty cycle for clocking ALTLVDS soft SERDES using external PLL mode?

Updated 3 months ago

Version 2.0

arria® ii fpgas

arria® v fpgas and socs

cyclone® iv fpgas

cyclone® v fpgas and socs

stratix® iv fpgas

stratix® v fpgas

troubleshooting

Knowledge Base Article

Why does TimeQuest not analyze the tx_enable and tx_inclock or rx_enable and rx_inclock timing paths when using the ALTLVDS megafunction in external PLL mode?

Description

Related Articles