Why does the Triple Speed Ethernet IP core fail to report collisions correctly when operating in half-duplex mode?

Description

The Triple Speed Ethernet (TSE) IP core may fail to correctly assert the EXCESS_COL (Bit 11) and LATE_COL (Bit 12) fields of the Command_Config register and the rx_err[5] collision error signal.

Resolution

This problem is scheduled to be fixed in a future release of the IP core.