Why does the Timing Analyzer report minimum period timing violation in the Intel® Arria® 10 Native Fixed Point DSP IP?

Description

A minimum timing period violation may be seen if the DSP block is not fully registered.

Resolution

To work around this problem, enable the input, output, and pipeline register using the IP GUI to ensure timing is met when using the Intel® Arria® 10 Native Fixed Point DSP IP.