Why does the Qsys Component Editor not automatically recognise my VHDL signals even though the naming is correct?

Description

An issue has been identified with the automatic name recognition for signals in VHDL files imported by the Qsys Component Editor tool. In order for signals to be automatically detected by the tool, they need to be declared in lower case.

This issue shall be addressed in a later version of Qsys.