Why does PCIe LTSSM enter Polling.Compliance (0x3) instead of L0 (0xF) state?

Description

PCI® Express LTSSM enters Polling Compliance when one of the following conditions occurs:

1. Test_in[6] is set to one  

2. Incorrect pin assignments on the PCB