Why am I getting a fitting error for Stratix II devices using DPA channels in more than 25 rows in Quartus II software versions 5.0 and later?

Description

The DPA clock tree in Stratix® II devices will only support the channels in the first 25 rows adjacent to the PLL
that is feeding the DPA bank. Versions prior to Quartus II version 5.0 did not check for this rule. Quartus II version 5.0 and later will give a
fitting error if any LVDS channel with DPA is over 25 rows away from the PLL that is driving it.

The solution is to make sure that the DPA channels is within 25 rows from the PLL that's driving it.