Which clock are the tx_ready and rx_ready status signals synchronous to in the Altera Transceiver PHY IP core?

Description

The tx_ready and rx_ready status signals are synchronous to the phy_mgmt_clk as they are generated from the embedded reset controller which runs off the phy_mgmt_clk.