What is the relationship between PHASEDONE and SCANCLK in the ALTPLL Intel® FPGA IP?

Description

PHASEDONE deassertion (low) is synchronous to SCANCLK rising edge and PHASEDONE assertion (high) is asynchronous to SCANCLK in the ALTPLL Intel® FPGA IP.

Resolution

N/A