Knowledge Base Article

What is the minimum pulse width required for the Arria 10 EMIF IP global_reset_n signal ?

Description

The minimum reset pulse width requirement is 100ns.

Updated 2 months ago

Version 2.0

arria® 10 fpgas and socs

fpga dev tools quartus® prime software pro

memory controllers

troubleshooting

No CommentsBe the first to comment