What is the equation to estimate the configuration time when using Normal mode or Page mode and flash data width of 32 in the Parallel Flash Loader (PFL) Intel® FPGA IP?

Description

Use the following equations when using Normal mode or Page mode and a flash data width of 32 in the Parallel Flash Loader Intel® FPGA IP. 

Resolution

Cflash=Caccess/4

The other equations are the same as the equations for the flash data width of 16 shown in Table 19.  FPP and PS Mode Equations for the parallel flash loader (PFL) of the Parallel Flash Loader Intel® FPGA IP User Guide.