Verilog HDL simulation model for ALTERA_FP_MATRIX_MULT IP core produces incorrect simulations

Description

Because of a problem with the Verilog HDL simulation model for the ALTERA_FP_MATRIX_MULT IP core, the simulation output is incorrect. This problem affects the NCSim software only.

Resolution

Use the VHDL simulation model