Simulation of the 10GBASE-R IP Core Fails in NCSim VHDL

Description

Simulation fails when using ModelSim with mixed-languages.

Resolution

The workaround is to use the -namemap_mixgen option with the ncelab command. This issue will be fixed in a future release of the Quartus II software.