RapidIO IP Core Arria V GZ Variations Generate an Incorrect SDC File in Qsys

Description

If you generate a RapidIO IP core instance in Qsys, and specify target device family Arria V GZ, your RapidIO IP core generates an incorrect SDC file. The file specifies a clock connection to an invalid clock.