Qsys interconnect wait for WLAST might deadlock some AXI masters

Description

The master-side of the Qsys interconnect waits for a WLAST signal before it asserts an AWREADY signal to minimize area. This might cause deadlock for some AXI masters.

Resolution

Insert a pipelined AXI bridge between the master and the interconnect