Qsys: During simulation, an SSRAM memory model might not function correctly

Description

If an SSRAM controller is driven by a clock that is phase-shifted from the clock that drives the memory model in the testbench, during simulation the SSRAM memory model might not function correctly.

Resolution

Drive the SSRAM controller with a clock that has zero phase-shift from the memory model\'s clock.