Knowledge Base Article

Is there a maximum configuration time specification for Passive Serial (PS) or Fast Passive Parallel (FPP) configuration modes?

Description
There is no maximum configuration time specification for Passive Serial (PS) or Fast Passive Parallel (FPP) configuration modes.  Hence it is possible to pause DCLK during PS or FPP configuration or use a very low frequency for DCLK without causing configuration failure due to time-out.
Related Articles
Updated 3 months ago
Version 2.0
arria® ii fpgas
arria® v fpgas and socs
cyclone® iv fpgas
cyclone® v fpgas and socs
stratix® iv fpgas
stratix® v fpgas
troubleshooting
No CommentsBe the first to comment