Knowledge Base Article

Incorrect IP Functional Simulation Model for RLDRAM II Controller with UniPHY

Description

The wizard-generated IP core functional simulation model (.vho) file for VHDL designs is functionally incorrect.

Resolution

This issue has no workaround.

Updated 3 months ago
Version 2.0
No CommentsBe the first to comment