Knowledge Base Article
Incorrect IP Functional Simulation Model for RLDRAM II Controller with UniPHY
Description
The wizard-generated IP core functional simulation model (.vho) file for VHDL designs is functionally incorrect.
Resolution
This issue has no workaround.
Updated 2 months ago
Version 2.0No CommentsBe the first to comment