How to compensate the jitter of PLL cascading or non-dedicated clock path for Arria 10 PLL reference clock?Updated 2 months agoVersion 3.0