Knowledge Base Article

Does the reset input of the UniPHY-based external memory controllers need to be synchronous to the EMIF clock domains?

Description
No, the global_reset_n and soft_reset_n input signals are synchronized to the various internal clock domains of the UniPHY-based external memory controllers before being used.
Updated 1 month ago
Version 2.0
troubleshooting
No CommentsBe the first to comment