Does the Hard IP for PCI Express for the Avalon-MM interface with DMA support out of order completions?

Description

When the Hard IP for PCI Express® read DMA module receives out-of-order completions, the DMA can, in certain instances, flag the descriptor completion signal too early, before all outstanding transactions are completed.

Resolution

This issue will be fixed in a future version of the Quartus® II software.