Cyclone V Hard IP for PCI Express IP Core May Fail Link Training

Description

The Cyclone V Hard IP for PCI Express IP Core may fail link training and remain in the Detect.Quiet state. This failure is caused by an incomplete reset of the TX PMA which results in a missing internal clock.

Resolution

This issue is fixed in the Quartus II 13.0 release.