Knowledge Base Article

Compilation Error in DisplayPort Receiver

Description

The compilation of the DisplayPort IP core receiver generates the following error for 1- and 2-lane instantiations:

Error (10232): Verilog HDL error at bitec_dp_rx_decoder.v(2262): index 45 cannot fall outside the declared range [29:0] for vector "dp_rx_ber_cntr_av"

This issue is fixed in version 14.1 of the DisplayPort IP core.

Updated 2 months ago
Version 3.0
No CommentsBe the first to comment