Knowledge Base Article

Can the PLL strip in Cyclone V devoices be used with LVDS SERDES Transmitter/Receiver IP or internal core logic?

Description
The PLL strip in Cyclone® V devices can be used for transceiver applications as well as general purpose usage in the core logic array. However, the high speed clock networks used by the  LVDS SERDES Transmitter/Receiver IP (ALTLVDS_TX/RX) are not accessible from the PLL strip.
Updated 3 months ago
Version 2.0
No CommentsBe the first to comment