A CDR locked signal might not be stable when using serial loopback mode when simulating a Custom PHY IP for Stratix V

Description

When you simulate a Custom PHY IP, a CDR locked signal might not be stable when using serial loopback mode.

Resolution

Disable serial loopback mode and use an external serial loopback in the testbench.