Test benching LVDS ports

I have a Verilog design that I'm simulating with a Verilog test bench using Altera-ModelSim. The desgin has LVDS ports and when the simulation is run ModelSim complains about unconnected xxx(n) ports...