Hi,How to fix the setup violation for the signals below? clk is the clock signal that I set in the signal tap.Thanks

What are the timing constraints we need to add in the design when we use signal tap ?

We do not write constraint directly to the signal tap. The Signal tap is bound by the same sdc constraints used for the rest of the design. The following techniques can help you preserve timing in designs that include the Signal Tap logic analyzer:-Avoid adding critical path signals to the .stp file.-Minimize the number of combinational signals you add to the .stp file, and add registers whenever possible.-Specify an fMAX constraint for each clock in the design.Reference: https://www.intel.com/content/www/us/en/docs/programmable/683819/23-4/timing-preservation.html"clk is the clock signal that I set in the signal tap." >>Do your design only have one clock or multiple clock signal? There is a possibility that you might using wrong clock to sampling some of the signals, Regards,Richard Tan

Hi Richard,The suggestion does not help for this scenario. The timing violation occurs between the clk to the signal tap signal. How to resolve this? It is a clock to signal tap timing path violation, not between the logic in the core design.

Kindly share your design by archiving the project (Project > Archive Project) so that I can investigate it further.What is the Quartus version and the edition (pro/std) used? If the design cannot be shared publicly, please let me know, and I'll send you an email to facilitate the transfer of files through FTP(Files Transfer Protocol).Regards,Richard Tan

Hi,Do you able to share your design? Regards,Richard Tan

How to fix setup violation for signal tap?

13 Replies

RichardT_altera
Super Contributor
2 years ago
Hi,

Do you have any update on this ?

Regards,
Richard Tan
RichardT_altera
Super Contributor
2 years ago
We noticed that we haven't received a response from you regarding the latest previous question/reply/answer, and will now transitioning your inquiry to our community support.
We apologize for any inconvenience this may cause and we appreciate your understanding.
If you have any further questions or concerns, please don't hesitate to let us know.
Thank you for reaching out to us!

Best Regards,
Richard Tan

Forum Discussion

How to fix setup violation for signal tap?

13 Replies

Recent Discussions

EDA_MAINTAIN_DESIGN_HIERARCHY obsolete?

Known issues in Quartus Standard 18.0

Setup slack violations?

I do not get an eMail with the generated license file

serv_req_info