Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Altera FPGA ring oscillator low level implementation

Hi all, I'm a student working on a summer research project. I've been stuck on the same problem for some time now and would greatly appreciate any help. Software/Hardware: Quartus II so...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

The nominal delays of inidividual LUT inputs are displayed in the Quartus Resource Property Editor. Routing delays are different between intra-LAB local interconnects and global inter-LAB routes.