Forum Discussion

New Contributor

5 months ago

F-Tile Auto-Negotiation and Link Training For Ethernet Intel FPGA IP registermap

is there any more registermap info for "F-Tile Auto-Negotiation and Link Training For Ethernet Intel FPGA IP"? Especially for link training,there is only one reg can be read for status. It is diffcul...

Ethernet

paveetirrasrie_Altera

Frequent Contributor

5 months ago

Hello Sunstar,

Please refer to https://www.intel.com/content/www/us/en/docs/programmable/683023/24-3/registers.html for more details about AN/LT registers and you may also download the Excel: https://cdrdv2.intel.com/v1/dl/getContent/637460 for AN/LT register map description.

Regards,

Pavee

Forum Discussion

F-Tile Auto-Negotiation and Link Training For Ethernet Intel FPGA IP registermap

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX