Forum Discussion

DaveMM's avatar
DaveMM
Icon for New Contributor rankNew Contributor
24 days ago

Stratix 10 GX Transceiver IO pairs

Is there any way to configure a transceiver p/n pair to be two single ended general purpose IO?

We are trying to use the Stratix 10 development kit FMC connector and would like to use the IO in FPGA banks 4A, 4B, and 4C in non-transceiver mode.

The development kit documentation implies this can be done.

Configuration
Generic Io
Programmable Logic Device

3 Replies

  • DaveMM's avatar
    DaveMM
    Icon for New Contributor rankNew Contributor
    23 days ago

    I agree with your analysis. That makes sense to me now.

    • AqidAyman_Altera's avatar
      AqidAyman_Altera
      Icon for Regular Contributor rankRegular Contributor
      20 days ago

      Thanks, Naji for your input.

       

      May I know if you have other concerns on this, David? Kindly let me know if you have other doubts.

  • Naji_Naufel_Arrow's avatar
    Naji_Naufel_Arrow
    Icon for Occasional Contributor rankOccasional Contributor
    24 days ago

    Hi,

    Transceiver pin have a very custom logic structure behind them and not directly accessible by the user.

    Can you please reference where in the Dev kit document you see it mentioned?

    I see in the FMC section, there is mention of the LVDS pins, can be used as single-ended signals but no mention of the transceivers.