Hi I followed Altera's guide AN706 (link below) to route HPS' I2C0 port through the FPGA on the Cyclone V Arrow SoCKit. I included the ALT_IOBUFF buffer as instructed by AN706 guide. But it's not working properly. We can send out I2C commands and we can see slave device sending ACK signal through an I2C analyzer. For some reason, the ACK is not reaching the HPS as we keep getting NACK from our code. We are using Quartus 13.1 while AN706 mentions Quartus 14.0. Not sure if that's the issue. Has anyone successfully routed the HPS I2C port through the FPGA and got it working? Any suggestions/help would be appreciated. www.altera.com/literature/an/an706.pdf

QII 14.0 consist of the final timing model which is recommended for user to close timing while export HPS peripherals to FPGA region. Anyway, the timing for i2c is quite slow thus I suppose it should not give much impact to your design. A few thing I can think of here is: 1. Did you update your preloader after changing HPS setting in QSYS? 2. How did you connect your pin out to ALT_IOBUFF? 3. You stated you able to send out I2C commands, did you mean HPS send out or the slave did? -Luis-

--- Quote Start --- Hi I followed Altera's guide AN706 (link below) to route HPS' I2C0 port through the FPGA on the Cyclone V Arrow SoCKit. I included the ALT_IOBUFF buffer as instructed by AN706 guide. But it's not working properly. We can send out I2C commands and we can see slave device sending ACK signal through an I2C analyzer. For some reason, the ACK is not reaching the HPS as we keep getting NACK from our code. We are using Quartus 13.1 while AN706 mentions Quartus 14.0. Not sure if that's the issue. Has anyone successfully routed the HPS I2C port through the FPGA and got it working? Any suggestions/help would be appreciated. www.altera.com/literature/an/an706.pdf (http://www.altera.com/literature/an/an706.pdf) --- Quote End --- Hey, I seem to have the same problem here. Have you found a solution to your problem yet? I also see the ACK from the slave but the TX_ABRT register says there was no ack and stops.

Hey, I seem to have similar problems running the hps_i2c0 as an master: - I see the hps putting out the correct i2c-address on the bus and the slave reacts with an ack - The TX_ABRT register says there was no ack and the communication stops I use an ALT_IOBUFF to connect the pins from FPGA to hps as seen in the application note posted above. mbp2014 have you found a solution yet?

The routing of HPS signals to the FPGA didn't always work. I don't recall which version it was that corrected that. You could look at the Quartus release notes. I'd try again with the latest Quartus version.

I am currently using Quartus 15.1. What I am confused about is, that the outgoing direction seems to work since i get the correct output from the HPS to FPGA. The only problem is, that the ack is somehow not detected by the HPS.

Routing HPS I2C thru FPGA Not Working | Altera Community

14 Replies

Altera_Forum
Honored Contributor
9 years ago
--- Quote Start ---
I have played around with the sda hold time but no success... it looks like the sda signal gets out of the hps but not in again.
(I can see the sda output and the ack from the slave but the controller says there was no ack)

https://www.alteraforum.com/forum/attachment.php?attachmentid=12224
--- Quote End ---

Hello nd89,

how do you measure the signals?

Thanks
Altera_Forum
Honored Contributor
9 years ago
I measured them with the signaltap and an oscilloscope... why?
Altera_Forum
Honored Contributor
9 years ago
--- Quote Start ---
I measured them with the signaltap and an oscilloscope... why?
--- Quote End ---

When i try to measure with a signal tap, i cant see anything. It won't even trigger...
Marco_Intel
New Contributor
6 years ago
Hopefully you already solved this issue, but anyway some suggestions:
1- You need to enable internal timing arc from HPS to FPGA if you route the EMAC to FPGA I/Os, this is stated also in the CV HPS Handbook (vol 4 : Hps technical reference) where you can see that you need to add the following line into the HPS:
set_global_assignment -name ENABLE_HPS_INTERNAL_TIMING ON
on Old version of Quartus you did need to enable those through an .ini file as you can find on the examples on rocketboards:
https://rocketboards.org/foswiki/view/Projects/CycloneVSGMIIExampleDesign
https://rocketboards.org/foswiki/Projects/CycloneVRGMIIExampleDesign
2- Seen that you're routing those signal through the FPGA you need to provide timing constraint to the I/O as usual (as if you're using an SGMII/RGMII interface depending on what you're using).
Hope it helps.

Forum Discussion

Routing HPS I2C thru FPGA Not Working

14 Replies

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working