Hi all,the official Intel fpga requirement page says the Cyclone10gx fpga is supported by oneAPI so I downloaded the latest version on my Ubuntu20 (Quartus Prime also installed), I tried to compile a sample-adder, the compiler (targeting the fpga) works but then when I run simple-add-buffer.fpga I get:tetto@ubuntuoffice:~/simple-add/build$ ./simple-add-buffers.fpgaAn exception is caught while computing on device.terminate called after throwing an instance of 'sycl::_V1::runtime_error'what(): No device of requested type available. Please check https://software.intel.com/content/www/us/en/develop/articles/intel-oneapi-dpcpp-system-requirements.html -1 (PI_ERROR_DEVICE_NOT_FOUND)Aborted (core dumped)

Hi @StefanoC,Thank you for posting in Intel community forum on your interest in oneAPI and hope all is well.If I understand the situation correctly it seems that you are trying to run the hardware compilation in the IP authoring flow, and based on the error message it complaining that device not found.Hence suspecting that the command line used might be incorrect, for that you may refer to the compilation flags below:- https://www.intel.com/content/www/us/en/docs/oneapi/programming-guide/2023-2/fpga-compilation-flags.htmlHope that clarifyBest WishesBB

I was following this:https://www.intel.com/content/www/us/en/docs/oneapi-base-toolkit/get-started-guide-linux/2024-0/run-a-sample-project-using-the-command-line.htmland indeed I can compile with make (both emulation and fpga), the issue I experience is at runtime, when I try to execute the ./simple-add-buffers.fpga (previously I had issued cmake .. -DFPGA_DEVICE=cyclone10gx to really target my device).Overall, I have a dual boot computer with windows10/ubuntu, on windows10 I was able to compile and download a sample vhdl to the fpga, so I am sure the board is powered ok/jtag cable is ok too, I am wondering if on ubuntu any additional driver/os related has to be installed. At the moment I have quartus prime (licence is ok) and oneAPI (on both windows10 and ubuntu). I would prefer Linux as I am more comfortable with command line, but I think I am missing something how to get the Cyclone 10gx board properly installed (my understanding was Quartus prime pro contains the cyclone10 driver..), what should I check to make sure my fpga is configured properly on my linux system?thanks!

I am trying to compile and run this sample code:#include <CL/sycl.hpp> #include <iostream> #include <sycl/ext/intel/fpga_extensions.hpp> using namespace cl::sycl; int main() { auto selector = sycl::ext::intel::fpga_selector_v; queue q(selector); const int N = 100; int a[N], b[N], c[N]; // Initialize arrays on the host for (int i = 0; i < N; i++) { a[i] = i; b[i] = i * 2; } buffer<int, 1> buf_a(a, range<1>(N)); // Create buffers for arrays buffer<int, 1> buf_b(b, range<1>(N)); buffer<int, 1> buf_c(c, range<1>(N)); q.submit([&](handler& h) { auto a_acc = buf_a.get_access<access::mode::read>(h); auto b_acc = buf_b.get_access<access::mode::read>(h); auto c_acc = buf_c.get_access<access::mode::write>(h); h.parallel_for(range<1>(N), [=](id<1> i) { c_acc[i] = a_acc[i] + b_acc[i]; // Perform element-wise addition }); }); q.wait(); // Wait for completion // Print results on the host for (int i = 0; i < N; i++) { std::cout << c[i] << " "; } std::cout << std::endl; return 0; } following your link/suggestion I did add the proper flags (see below), I also made sure the board is seen by the OS but I still get the following runtime error:tetto@ubuntuoffice:~/mytrial1$ jtagconfig 1) USB-BlasterII [1-1] 031820DD 10M08SA(.|ES)/10M08S(C|L) 02E120DD 10CX220Y tetto@ubuntuoffice:~/mytrial1$ icpx -fsycl -fintelfpga fpga_add2.cpp -Xshardware -Xstarget=Cyclone10GX -o fpga_compile.>aoc: Compiling for FPGA. This process may take several hours to complete. Prior to performing this compile, be sure to> tetto@ubuntuoffice:~/mytrial1$ ./fpga_compile.fpga terminate called after throwing an instance of 'sycl::_V1::runtime_error' what(): Invalid device program image: size is zero -30 (PI_ERROR_INVALID_VALUE) Aborted (core dumped)

Hi @StefanoC,Appreciate and noted on the sample code used, as well as the checking on the board connection to windows 10 host.Also noted Ubuntu, you have run the command jtagconfig to check on the connect to board.Further question, may I know what is the what are the quartus prime pro version and oneapi version that you have?Hope to hear from you soon.Best WishesBB

latest version of oneAPI:tetto@ubuntuoffice:~/mytrial1$ icpx --version Intel(R) oneAPI DPC++/C++ Compiler 2024.0.2 (2024.0.2.20231213) Target: x86_64-unknown-linux-gnu Thread model: posix InstalledDir: /opt/intel/oneapi/compiler/2024.0/bin/compiler Configuration file: /opt/intel/oneapi/compiler/2024.0/bin/compiler/../icpx.cfg I have both artus 23.4 (I know not compatible/supported by oneAPI latest yet) and Quartus 23.1 (this should be compatible). My licence is Pro, here is my .bashrc file (do I miss anything there?)export QSYS_ROOTDIR="/home/tetto/intelFPGA_pro/23.1/qsys/bin" export QUARTUS_ROOTDIR_OVERRIDE=/home/tetto/intelFPGA_pro/23.1/quartus export LD_LIBRARY_PATH=~/intelFPGA_pro/23.1/quartus/linux64:$LD_LIBRARY_PATH export CL_CONTEXT_MPSIM_DEVICE_INTELFPGA=1 export PATH=$PATH:/home/tetto/intelFPGA_pro/23.1/quartus/bin/ export INTELFPGAOCLSDKROOT="/home/tetto/intelFPGA_pro/23.1/hld"p.s. It just occurred to me, that my machine CPU is non Intel (AMD Ryzen Threadripper 3960X 24-Core Processor), I would think that not an issue, isn't it?

oneAPI on Cyclone10gx | Altera Community

43 Replies

BoonBengT_Altera

Moderator

2 years ago

Hi @StefanoC,

Good to know that the emulation are successful, hence that should tell us that the required component/libraries might be correctly available.

As for the hardware compilation suspecting there might be some lower caps on the 'gx' which is causing some problem.

Would suggest to try with 'Cyclone10GX'.

If that does not work, maybe you can try with the full compilation command instead as below:

- icpx -fsycl -fintelfpga -DFPGA_HARDWARE -I../../../../include vector_add.cpp -Xshardware -Xstarget=Cyclone10GX -o vector_add.fpga

And for the hardware compilation from your end, is the build completed successfully with the bitsteam file generated? Is there a .prj folder generated?

Regards

StefanoC

Occasional Contributor

2 years ago

While the part1 works, I could compile and run it (although not without the make command but with the full command you shared), part2 does NOT work. Part1 is not interesting after all as it's the CPU that is doing the calculation, part2 is where I am mostly interested because the fpga does something. And interestingly enough the error I get is probably the very same I always had in the first place when I started this thread (PI_ERROR something..).

See below the issue with part2 (also the other abnormal thing is the cout that prints: "Running on device: SimulatorDevice" since given the compiler flag FPGA_HARDWARE it shouldn't say SimulatorDevice (unless something is wrong with the Cyclone10GX driver/oneAPI hardware support?

tetto@ubuntuoffice:~/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/GettingStarted/fpga_compile/part2_dpcpp_functor_usm/src$ icpx -fsycl -fintelfpga -DFPGA_HARDWARE -I../../../../include vector_add.cpp -Xshardware -Xstarget=Cyclone10GX -o vector_add.fpga
aoc: Compiling for FPGA. This process may take several hours to complete.  Prior to performing this compile, be sure to check the reports to ensure the design will meet your performance targets.  If the reports indicate performance targets are not being met, code edits may be required.  Please refer to the oneAPI FPGA Optimization Guide for information on performance tuning applications for FPGAs.
tetto@ubuntuoffice:~/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/GettingStarted/fpga_compile/part2_dpcpp_functor_usm/src$
tetto@ubuntuoffice:~/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/GettingStarted/fpga_compile/part2_dpcpp_functor_usm/src$ ls -lrt
total 680
-rw-rw-r--  1 tetto tetto   3166 Feb  5 12:52 vector_add.cpp
-rw-rw-r--  1 tetto tetto   6348 Feb  5 12:52 CMakeLists.txt
drwxrwxr-x 11 tetto tetto   4096 Feb  7 21:06 vector_add.fpga.prj
-rwxrwxr-x  1 tetto tetto 679176 Feb  7 21:06 vector_add.fpga
tetto@ubuntuoffice:~/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/GettingStarted/fpga_compile/part2_dpcpp_functor_usm/src$ ./vector_add.fpga
Running on device: SimulatorDevice : Multi-process Simulator (aclmsim0)
add two vectors of size 256
Caught a SYCL host exception:
Invalid device program image: size is zero -30 (PI_ERROR_INVALID_VALUE)
terminate called after throwing an instance of 'sycl::_V1::runtime_error'
  what():  Invalid device program image: size is zero -30 (PI_ERROR_INVALID_VALUE)
Aborted (core dumped)
tetto@ubuntuoffice:~/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/GettingStarted/fpga_compile/part2_dpcpp_functor_usm/src$

yuguen
Occasional Contributor
2 years ago
Hey Stefano,
When you compile using an FPGA family (such as "Cyclone10GX"), the compiler enters an HLS flow: it only generates an IP that you need to manually integrate into your own RTL pipeline.
The fpga binary that you obtained is not executable: it is only produced for you to inspect the performance of the IP after quartus compiled it (fmax, resource usage, etc.)
Here is a code sample demonstrating how one can integrate an HLS IP into an RTL pipeline to be able to run such IP on an FPGA: https://github.com/oneapi-src/oneAPI-samples/tree/master/DirectProgramming/C%2B%2BSYCL_FPGA/Tutorials/Tools/platform_designer
You were expecting the compiler to produce a binary that could be directly executed on the FPGA: to do so, the compiler needs to understand the interface between the IP and your FPGA. This is what we call the "BSP".
Some FPGA board vendors do provide BSPs with their FPGA boards, which would have allowed you to compile your program using "icpx ... -Xstarget=<path to your BSP> ..." rather than "-Xstarget=Cyclone10GX".
In that case, and in that case only, the FPGA binary produced could have been run on the FPGA natively.
You can have a look at this documentation page to better understand the difference between the "FPGA acceleration flow" and the "HLS flow": https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/2024-0/intel-oneapi-fpga-development-flow.html
- StefanoC
  Occasional Contributor
  2 years ago
  @yuguen that really clarified everything, thanks!
  In the document you pointed:
  https://github.com/oneapi-src/oneAPI-samples/tree/master/DirectProgramming/C%2B%2BSYCL_FPGA/Tutorials/Tools/platform_designer
  something is unclear to me, you create a project in Quartus but it seems you do not create a Top-level entity, since when I do "Start Analysis and Elaboration" I get an error about that, I wonder if a top-level entity should be created anyway and what should look like. In one screenshot from the previous github I see that the top level entity is named "add" when you create the project, but then nothing is mentioned about it (what should just contain?)
  - yuguen
    Occasional Contributor
    2 years ago
    Hey @StefanoC
    This sample demonstrates how to integrate a generated IP into an existing RTL pipeline.
    In this case, the existing RTL files are located in https://github.com/oneapi-src/oneAPI-samples/blob/master/DirectProgramming/C%2B%2BSYCL_FPGA/Tutorials/Tools/platform_designer/add-quartus-sln
    The "add" top level entity is found in the add.sv file.
    "Step 2." tells you to copy this "add.sv" file into your Quartus project folder:
    cp add-quartus-sln/add.sv add-quartus
    Then, to add it to your Quartus project (step 2.v):
    Following these steps (with all the other steps), Quartus should be able to understand that the "add" top level module is in this file.
BoonBengT_Altera
Moderator
2 years ago
Hi Stefano,

Following through the previous clarification to see if there are any further doubts in regards to this matter.
Hope your doubts have been clarified.

Best Wishes
BB
BoonBengT_Altera
Moderator
2 years ago
Hi @StefanoC,

Greetings, as we do not receive any further clarification/updates on the matter, hence would assume challenge are overcome. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. For new queries, please feel free to open a new thread and we will be right with you. Pleasure having you here.

Best Wishes
BB
- StefanoC
  Occasional Contributor
  2 years ago
  Forgot to say that Cyclone10gx is not mentioned in the previous niosV thing, as you indicated that link, shall I assume that approach will work on my board?

Forum Discussion

oneAPI on Cyclone10gx

43 Replies

Recent Discussions

This is a test post

Agilex 7 M series Open FPGA Stack support

Deprecation Notice for FPGA Support Package for oneAPI DPC++/C++. What is the alternative?

Agilex 7 I-Series "aocl diagnose acl0" error following OFS

OneAPI Support for Agilex 5 and 7 Development Kits