Forum Discussion

RubenPadial's avatar
RubenPadial
Icon for Contributor rankContributor
3 years ago

Error (23035) Tcl error running dla_build_example_design.py script



Hello,

I got this error when I run "dla_build_example_design.py" esample script with Intel FPGA AI suite. It is run according to the "Intel FPGA AI Suite SoC Design Example User Guide" and it should be executed even the license was not valid. According to documentation if the ir no license available, bitstreams should be compiled but with limited inferences. However, I am not able to compile it.
"
nfo: Command: quartus_cpf -c --hps -o bitstream_compression=on output_files/top.sof output_files/top.rbf
Error (213009): File name "output_files/top.sof" does not exist or can't be read
Error: Quartus Prime Convert_programming_file was unsuccessful. 1 error, 0 warnings
Error: Peak virtual memory: 721 megabytes
Error: Processing ended: Mon Sep 11 12:38:19 2023
Error: Elapsed time: 00:00:00
Error: System process ID: 517860
Error (23035): Tcl error: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

while executing
"execute_module -tool cpf -args "-c --hps -o bitstream_compression=on output_files/top.sof output_files/top.rbf""
(file "generate_sof.tcl" line 5)
------------------------------------------------
ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

while executing
"execute_module -tool cpf -args "-c --hps -o bitstream_compression=on output_files/top.sof output_files/top.rbf""
(file "generate_sof.tcl" line 5)
------------------------------------------------
Error (23031): Evaluation of Tcl script generate_sof.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 8 errors, 745 warnings
Error: Peak virtual memory: 1037 megabytes
Error: Processing ended: Mon Sep 11 12:38:19 2023
Error: Elapsed time: 00:21:00
Error: System process ID: 513901
Error: A license needed by one or more of the IP components in the design was not found. Contact Intel if you wish to obtain a license for the Intel FPGA AI Suite.
Command Failed quartus_sh -t generate_sof.tcl
"
--

OpenVino version: 2022.3

Intel FPGA AI Suite version: 2023.2

Device: Intel Arria 10 SoC FPGA

OS: Ubuntu 20.04
Acceleration

31 Replies

Show More
  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    How do you add the Max V license? Iit looks like the file might not be fully working as it does not understand the Max V license.


  • RubenPadial's avatar
    RubenPadial
    Icon for Contributor rankContributor
    3 years ago

    Hello @JohnT_Intel,

    It is a floating license. In the Quartus license manager, it appears to be working properly, as you can see in the screenshot I shared some messages before. Is there any problem with using a floating license?

  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,

    It should not be any issue with the floating license. But there might some bug with your Nios V license. May I know who provided it and is it only you facing the issue? If other ppl is also facing the issue then I would recommend to regenerate the license again.


    • RubenPadial's avatar
      RubenPadial
      Icon for Contributor rankContributor
      3 years ago

      Hello @JohnT_Intel

      I got from the Intel FPGA Self-Service Licensing Center. Currently, no other computers or users are using Intel FPGA AI suite (we only have it installed this computer) and Nios V license. However, I verified that it is working on another computer through the Quartus License Manager, and it appears to be working.

  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    Have you try compiling with Nios V design? As this should also observed the same issue. Other project is not impacted.


  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    Have you try compiling with Nios V design? Appreciate your feedback


    • RubenPadial's avatar
      RubenPadial
      Icon for Contributor rankContributor
      3 years ago

      Hello @JohnT_Intel,

      sorry for the late answer.

      I'm not familiar with Nios V design so I followed the Nios® V Processor Example Design aand downloaded the top.par file. I attempted to compile Nios V from scratch using the build_sof.py script according to readme.txt file. Unfortubnately, I got a license error:
      FlexNet Licensing error:-140,148.
      Error (13223): Verilog HDL or VHDL error: cannot open Verilog file 'ip/sys/cpu/intel_niosv_m_unit_2141/synth/opcode_def.sv'

  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    It looks like the license is not fully recognize. Please help to check with your local sales or FAE that provide you the license.


  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    Have you able to confirm with your local sales on the license file that you have?


  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    Do you regenerate the full license or you ammend the existing license?


    • RubenPadial's avatar
      RubenPadial
      Icon for Contributor rankContributor
      3 years ago

      Hello @JohnT_Intel,

      The problem was finally solved by upgrading the daemon in the license server. Thank you for your help.

  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    I am glad that the issue is resolved after updating the daemon.